[libre-riscv-dev] implementing the TLB Replacement Policy

[Luke Kenneth Casson Leighton]

http://git.libre-riscv.org/?p=soc.git;a=blob;f=src/TLB/ariane/tlb.py;h=
6a29cf617243e27cb3a9914a351e5879e15dea7e;hb=refs/heads/master#l112

Missing is_1tb signal which.must go into the data structure as well.

http://git.libre-riscv.org/?p=soc.git;a=blob;f=src/TLB/ariane/ptw.py;h=
c632194ac994bfc392f597023424a8b4a1c0ffee;hb=refs/heads/master#l134

And here.


http://git.libre-riscv.org/?p=soc.git;a=blob;f=src/TLB/ariane/mmu.py;h=77838d1089463a6ea0a441786ebf3c1f92438954;hb=d218dd551d59dab7d5714047071c5324b5f71ce0#l173

And here

http://git.libre-riscv.org/?p=soc.git;a=blob;f=src/TLB/ariane/mmu.py;h=77838d1089463a6ea0a441786ebf3c1f92438954;hb=d218dd551d59dab7d5714047071c5324b5f71ce0#l290

And used here


http://git.libre-riscv.org/?p=soc.git;a=blob;f=src/TLB/ariane/ptw.py;h=
c632194ac994bfc392f597023424a8b4a1c0ffee;hb=refs/heads/master#l267

Then here as well for both ptw3 test on i and d

http://git.libre-riscv.org/?p=soc.git;a=blob;f=src/TLB/ariane/ptw.py;h=
c632194ac994bfc392f597023424a8b4a1c0ffee;hb=refs/heads/master#l449

A new l3err is needed.

http://git.libre-riscv.org/?p=soc.git;a=blob;f=src/TLB/ariane/mmu.py;h=77838d1089463a6ea0a441786ebf3c1f92438954;hb=d218dd551d59dab7d5714047071c5324b5f71ce0#l271

38:64 looks like a bug introduced.  It should probably be 47:64.

Lots to do before moving on to LFSR.  Which should be in there anywsy.

Btw there are two sets of code, one we might not use,.more likely to use
the ariane converted code.

L.



-- 
---
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68