[Libre-soc-dev] early FPGA reverse-engineered

[Luke Kenneth Casson Leighton]

http://www.righto.com/2020/09/reverse-engineering-first-fpga-chip.html

some very interesting design decisions, like: the bitstream goes into
a shift register and literally enables rows/columns directly.  no
"interpretation" by the FPGA.

l.