[Libre-soc-dev] svp64

[Luke Kenneth Casson Leighton]

status:

* reviewed rlwimi, actually surprisingly it is 2R1W register profile.
EXTRA prefixing makes them completely different RAs by adding different
extra bits

* created separate RM profiles, gave them names, entered them into reg
profile section (rather than 20 duplicates of a table)

* added pseudocode showing the original SVP reg name extension.  the new
proposed name scheme fails to allow scalar regs to match to SVP scalar regs
which would be a massive step backwards.

* looking at LDST which needs to be twin predicated, sigh this may need a
new RM Profile, RM-2P-2S1D.  it is important to be able to apply separate
elwidth and separate predication to the memory and also to the regs.

question: has anything changed about the assessment that was done, which
concluded that for scalar SVP regs they should overlap completely with
scalar ISA regs?

l.




-- 
---
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68