[Libre-soc-bugs] [Bug 715] first prototype sv2nmigen

[bugzilla-daemon at libre-soc.org]

https://bugs.libre-soc.org/show_bug.cgi?id=715

Luke Kenneth Casson Leighton <lkcl at lkcl.net> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
    parent task for|                            |72
  budget allocation|                            |
 total budget (EUR)|0                           |1800
  for completion of|                            |
       task and all|                            |
           subtasks|                            |
             Blocks|                            |72
       The table of|                            |tplaten=900
  payments (in EUR)|                            |lkcl=900
     for this task;|                            |
        TOML format|                            |
    NLnet milestone|---                         |NLnet.2019.02
   budget (EUR) for|0                           |1800
         this task,|                            |
          excluding|                            |
   subtasks' budget|                            |


Referenced Bugs:

https://bugs.libre-soc.org/show_bug.cgi?id=72
[Bug 72] verilog to nmigen converter (full or partial) needed
-- 
You are receiving this mail because:
You are on the CC list for the bug.