[Libre-soc-bugs] [Bug 72] verilog to nmigen converter (full or partial) needed

[bugzilla-daemon at libre-soc.org]

https://bugs.libre-soc.org/show_bug.cgi?id=72

Luke Kenneth Casson Leighton <lkcl at lkcl.net> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
                URL|                            |https://git.libre-soc.org/?
                   |                            |p=sv2nmigen.git;a=summary

-- 
You are receiving this mail because:
You are on the CC list for the bug.