[Libre-soc-bugs] [Bug 199] Layout using coriolis2 main core, 180nm

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Wed Sep 30 18:20:39 BST 2020


--- Comment #88 from Staf Verhaegen <staf at fibraservi.eu> ---

> * Litex provides peripherals however the IO for UART and GPIO need to
>   be routed *through JTAG*

Actually all IO should be routed through JTAG, thus also SDRAM, PWM, SPI, ...
This allows standardized PCB testing without tester need to write power
programs etc.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list