[Libre-soc-bugs] [Bug 76] IEEE754 RISC-V "tininess" as well as rounding modes (odd/even) needed

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Mon Sep 21 17:26:20 BST 2020


https://bugs.libre-soc.org/show_bug.cgi?id=76

Jacob Lifshay <programmerjake at gmail.com> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
 total budget (EUR)|0                           |1500
  for completion of|                            |
       task and all|                            |
           subtasks|                            |

-- 
You are receiving this mail because:
You are on the CC list for the bug.


More information about the libre-soc-bugs mailing list