[Libre-soc-bugs] [Bug 199] Layout using coriolis2 main core, 180nm

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Sat Sep 19 19:17:50 BST 2020


--- Comment #70 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
i added an experimental option to yosys to disable "memory_map" and it
resulted in this:

  File "/home/lkcl/alliance-check-toolkit/bin/blif2vst.py", line 67, in
    cell = CRL.Blif.load( options.cellName )
hurricane.HurricaneError: [ERROR] No .model or cell named <$mem> has been

which i am sure is a "good thing" really.  of course... now that model
for <$mem> is actually needed, how can it be created? what do they look like?

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list