[Libre-soc-bugs] [Bug 490] Complete peripheral set including litex for first functional POWER9 Core

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Sat Sep 19 15:55:43 BST 2020


--- Comment #12 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
      New connections: $memory\mem$rdmux[0][7][48]$b$89345 [13] =
$memory\mem$rdmux[0][7][48]$b$89345 [11]
    Consolidated identical input bits for $mux cell
      Old ports: A=$memory\mem$rdmux[0][8][98]$a$89878,
B=$memory\mem$rdmux[0][8][98]$b$89879, Y=$memory\mem$rdmux[0][7][49]$a$89347
      New ports: A={ $memory\mem$rdmux[0][8][98]$a$89878 [31:26]
$memory\mem$rdmux[0][8][98]$a$89878 [24:21] $memory\mem$rdmux[0][8][98]$a$89878

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list