[libre-riscv-dev] [Bug 186] Create decoder for SOC: Power ISA and RISC-V

[bugzilla-daemon at libre-riscv.org]

http://bugs.libre-riscv.org/show_bug.cgi?id=186

--- Comment #80 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
rright.  ok.  so i think, to "fix" thus, in SignalBitRange, the slice indices -
start, end (and direction) all need to be reversed *as well*.

oink.

-- 
You are receiving this mail because:
You are on the CC list for the bug.