[libre-riscv-dev] LibreSOC - RISCV and POWER dual architecture feasibility
Luke Kenneth Casson Leighton
lkcl at lkcl.net
Mon Mar 16 10:34:05 GMT 2020
https://github.com/power-gem5
this boots a 64-bit BE linux kernel, plus a basic initramfs and has
telnet in to the console.
l.
More information about the libre-riscv-dev
mailing list