[libre-riscv-dev] LibreSOC - RISCV and POWER dual architecture feasibility

Staf Verhaegen staf at fibraservi.eu
Mon Mar 16 08:53:38 GMT 2020

Lauri Kasanen schreef op ma 16-03-2020 om 09:14 [+0200]:
> On Sun, 15 Mar 2020 12:43:45 -0700Jacob Lifshay <programmerjake at gmail.com> wrote:
> > Later (for Libre-SOC v2 or v3), it might be a good idea to add support forx86 and x86_64 user-mode since the patents for the base ISA will haveexpired by then. This would help give us an advantage since it would allowus to run legacy software.
> 486 and 586 patents had expired years ago, and we had Chinese 1 GHzimplementations of those (vortex86). Now they have 686 models, so Itake pentium pro patents are also up for use.

I think these were because Via had cross-patent license agreement with Intel.


More information about the libre-riscv-dev mailing list