[libre-riscv-dev] PDK from TSMC

Staf Verhaegen staf at fibraservi.eu
Thu Mar 5 09:05:30 GMT 2020

Cole Poirier schreef op wo 04-03-2020 om 17:25 [-0800]:
> > On Mar 4, 2020, at 5:22 PM, Immanuel, Yehowshua U <yimmanuel3 at gatech.edu> wrote:
> > If I’m not mistaken, we’re using TSMC correct?Do we have a process design kit from them?
> > Yehowshua
> I believe Staf has it, and he will be doing the layout due to the propriety cell libraries being under TSMC NDA. Please correct me if this is incorrect, Staf.

Indeed, foundries only provide access to PDK under NDA. Also things like spice transistor models, parasitic extraction parameters, design rules etc. are information falling under the NDA.


More information about the libre-riscv-dev mailing list