[libre-riscv-dev] ecp5 devboards

Immanuel, Yehowshua U yimmanuel3 at gatech.edu
Mon Mar 2 03:30:39 GMT 2020

On Mar 1, 2020, at 10:26 PM, Luke Kenneth Casson Leighton <lkcl at lkcl.net<mailto:lkcl at lkcl.net>> wrote:


i think we need some of these.  they are very cute :)

and also have SDRAM which means we can test that out in an FPGA before
doing the 180nm ASIC.


Absolutely. I actually have the VersaECP5 and use LiteX on it quite regularly.
See https://bracketmaster.github.io/MAERI-RTL/main_presentation/_static/maeri_on_fpga_from_concept_to_conception.html#/27


One thing to consider is don’t we need an SDRAM controller?
I guess will have to write  that in Migen - SDRAM isn’t too hard…
Performant controller however is a little more tricky…


More information about the libre-riscv-dev mailing list