[libre-riscv-dev] daily kan-ban update 19jul2020

[Luke Kenneth Casson Leighton]

On Sunday, July 19, 2020, Yehowshua <yimmanuel3 at gatech.edu> wrote:

> > i have no idea if verilator generates vcd files which would allow
> debugging
> > if there are issues (instructions missing for example)
>
> Verilator does generate VCDs…
> LiteX abstracts that away for you, however,
> I will say that its a pretty painful process
> to run through LiteX generated VCds.
>
> They are flattened as oMigen outputs flat verilog


niice.

in our case that's 17,000 flattened signals.

l.



-- 
---
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68