[libre-riscv-dev] 180nm ASIC layout image 02jun2020

Luke Kenneth Casson Leighton lkcl at lkcl.net
Thu Jul 2 19:59:32 BST 2020


this is with trap, alu, logical, branch, ldst.  1/4 to 1/3 of the
space (left hand side) is taken up with the INT regfile (it's
addressed in unary, is multi-ported, and cannot use an SRAM).

i'm currently investigating adding div.


crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68

More information about the libre-riscv-dev mailing list