[libre-riscv-dev] [Bug 186] Create decoder for SOC: Power ISA and RISC-V

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Sat Feb 29 20:09:43 GMT 2020


--- Comment #27 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Michael Nolan from comment #26)
> (In reply to Luke Kenneth Casson Leighton from comment #25)
> > https://libre-riscv.org/openpower/isatables/
> > using anton's decode1.vhdl, just for laughs i extracted the major opcodes
> > into a csv file.
> I've got something in
> http://git.libre-riscv.org/?p=soc.git;a=blob;f=src/decoder/
> power_major_decoder.py;h=0e0f1f22e5f9d1a92d8362f49cdb6b62c42b0ec4;hb=HEAD

that was quick and pretty ridiculously easy, wasn't it? :)

> I had to modify your table a little bit to remove the spaces after the
> commas. Would it break the display if I did the same thing to the wiki one?

heck no, the whole point is to be able to do wget on the wiki version
(rather than have two out-of-date copies)

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list