[libre-riscv-dev] coriolis2 tests

[Luke Kenneth Casson Leighton]

so, as you are probably seeing from bug #178 there are some issues with how
nmigen (ilang) files are generated.

we need to do some tests of different bits of code.  an IEEE754 FPU
pipeline would be a good one.

then when one doesn't work, track down the smallest amount of code which
reproduces the problem.

michael, tobias, are you up for that?  pick a module in the soc and put it
through coriolis2.

l.



-- 
---
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68