[libre-riscv-dev] [Bug 132] SIMD-like nmigen signal for partitioning

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Thu Feb 6 14:30:37 GMT 2020


--- Comment #47 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
ha!  cool!  nicely done, michael, that's the test_partsig.py working well.
i just added cut/paste style (plenty of code-duplication) a GT test, will
add GE as well then drop in LT, LE, NE on top of those.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list