[libre-riscv-dev] [Bug 196] Formal correctness proof needed for the IEEE754 FPU

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Wed Apr 29 09:56:51 BST 2020

Bug 196 depends on bug 162, which changed state.

Bug 162 Summary: Formally Verify the FSGNJ module

           What    |Removed                     |Added
             Status|CONFIRMED                   |RESOLVED
         Resolution|---                         |FIXED

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list