[libre-riscv-dev] [Bug 288] intro post for powerpc-notebook.org and https://www.powerprogress.org/en/

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Wed Apr 22 17:16:38 BST 2020


Jacob Lifshay <programmerjake at gmail.com> changed:

           What    |Removed                     |Added
                 CC|                            |programmerjake at gmail.com

--- Comment #5 from Jacob Lifshay <programmerjake at gmail.com> ---
(In reply to Luke Kenneth Casson Leighton from comment #4)
> > The first iteration of LibreSOC targets a single-core at 180nm. Subsequent
> > generations target more cores at a smaller node size.
> looks good.  i'd put "target multiple SMP cores" though.  "more cores"
> could mean "NUMA" or "SIMT".  SIMT is almost impossible to program for
> general-purpose, and NUMA is a royal pain, memory-wise.

Sounds good, though, it would be NUMA if we have multiple chips wired together
using OmniXpress or similar.

Also, we should be consistent spelling Libre-SOC with the hyphen like we

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list