[libre-riscv-dev] [Bug 217] create a "ring" system which allows pad locations to be specified conveniently

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Tue Apr 21 15:32:17 BST 2020


--- Comment #73 from Jean-Paul.Chaput at lip6.fr ---
(In reply to Luke Kenneth Casson Leighton from comment #72)
> ok i managed to:
> * crush doAluFlat.py down to 465x800
> * crush doAlu.py down to 520x840
> visually you can see that there is plenty of room for improvement,
> it is quite fascinating to examine.

Yes. What would be very informative is to try with increasing size
of blocks (16, 32, 64, 128 bits) to see if the "flat" advantage

I'm pretty sure we can further compress with an optimized manual
routing of the inter-block (especially by using M2+M4 correct
balance for vertical routing)

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list