[libre-riscv-dev] [Bug 269] auto-conversion / parser of POWER ISA Spec v3.0B

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Sun Apr 5 20:52:21 BST 2020


--- Comment #30 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
commit 6f640248c2bebfd5fd522cae2727bdbb0b9bf9a3
Author: Michael Nolan <mtnolan2640 at gmail.com>
Date:   Sun Apr 5 15:41:23 2020 -0400

    Autogenerate all.py

haha i was wondering when you might do that :)

i just added Form name parsing, spotting when they're used in the
pseudo-code, and dropping them into a dictionary that's passed
back along with the other regs.

as the fields are supposed to be read-only (you don't modify the
actual instruction fields) the logic is much simpler.

it *should* be possible to "yield" the fields, from the Form
(sd.sigform[op.form]) and drop the values into the dictionary
for "injection".

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list