[libre-riscv-dev] [Bug 276] SR NAND Latch needed in nmigen

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Sat Apr 4 12:10:08 BST 2020


--- Comment #13 from whitequark at whitequark.org ---
(In reply to Luke Kenneth Casson Leighton from comment #12)
> could you let me know what amount you'd be happy to receive as a donation
> from NLNet, for including $sr in cxxrtl?

As it turns out, there's actually already support for `$dffsr` latch in cxxrtl,
which is what you need but with an extra clock. So `$sr` support would be about
ten lines of code I have to copy and paste from the `$dffsr` case.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list