[libre-riscv-dev] PowerISA and maybe vhdl to nmigen converter
Luke Kenneth Casson Leighton
lkcl at lkcl.net
Mon Nov 25 19:30:01 GMT 2019
On Tuesday, November 26, 2019, Tobias Platen <hacks2019 at platen-software.de>
> I'm interested in comparing the PowerISA with RISCV. Therefore I first
> will have a look at microwatt, a tiny Open POWER ISA softcore written in
> VHDL 2008.
yes this was written by anton blanchard, a former colleague and friend of
hugh blemings, Director of OpenPOWER foundation
Previously I have only used Verilog so VHDL is now to me.
i find it so obtuse, it is nuts. functions appear to be incomplete, all the
time. verilog is at least readable.
> I might write a VHDL to nMigen converter if it is useful.
maaybe. actually you might be able to use yosys to convert from VHDL to
ilang then ilang to verilog. from there sv2nmigen can take over.
so hypothetically it should not be needed.
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68
More information about the libre-riscv-dev