[libre-riscv-dev] [Bug 126] Make Div core conditional (enable signal)

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Tue Jul 30 01:04:52 BST 2019


--- Comment #4 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
p.s. in case it was't obvious, what you said about the data not changing was
important and where previously i wanted a no-stall non-conditional pipeline
design that has to change, with unary muxid being what says whether pipeline
registers change or not.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list