[libre-riscv-dev] [Bug 117] RISCV FCLASS instruction needed
bugzilla-daemon at libre-riscv.org
bugzilla-daemon at libre-riscv.org
Fri Jul 26 23:01:06 BST 2019
http://bugs.libre-riscv.org/show_bug.cgi?id=117
--- Comment #3 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
Found section.
rd bit Meaning
0 rs1 is ∞.
1 rs1 is a negative normal number.
2 rs1 is a negative subnormal number.
3 rs1 is 0.
4 rs1 is +0.
5 rs1 is a positive subnormal number.
6 rs1 is a positive normal number.
7 rs1 is +∞.
8 rs1 is a signaling NaN.
9 rs1 is a quiet NaN.
Table 8.5
--
You are receiving this mail because:
You are on the CC list for the bug.
More information about the libre-riscv-dev
mailing list