[libre-riscv-dev] FPNumBaseRecord has extra signal

Jacob Lifshay programmerjake at gmail.com
Thu Jul 11 10:57:45 BST 2019

Previous message (by thread): [libre-riscv-dev] [Bug 108] IEEE754 FPU FCVT "upconversion" needed
Next message (by thread): [libre-riscv-dev] FPNumBaseRecord has extra signal
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

I was wondering why FPNumBaseRecord has an extra signal: v

I'm assuming it's extra since it is not handed in either of __iter__ or eq.

Jacob

Previous message (by thread): [libre-riscv-dev] [Bug 108] IEEE754 FPU FCVT "upconversion" needed
Next message (by thread): [libre-riscv-dev] FPNumBaseRecord has extra signal
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the libre-riscv-dev mailing list