[libre-riscv-dev] [Bug 107] New: IEEE754 FPU FCVT "downconversion" needed
bugzilla-daemon at libre-riscv.org
bugzilla-daemon at libre-riscv.org
Wed Jul 10 09:57:59 BST 2019
http://bugs.libre-riscv.org/show_bug.cgi?id=107
Bug ID: 107
Summary: IEEE754 FPU FCVT "downconversion" needed
Product: Libre Shakti M-Class
Version: unspecified
Hardware: PC
OS: Linux
Status: CONFIRMED
Severity: enhancement
Priority: ---
Component: ALU (including IEEE754 16/32/64-bit FPU)
Assignee: lkcl at lkcl.net
Reporter: lkcl at lkcl.net
CC: libre-riscv-dev at lists.libre-riscv.org
NLnet milestone: ---
FP conversion from larger-sized FP numbers to smaller-sized ones
is needed: FP64->FP32, FP64->FP16, FP32->FP16. unit tests also
needed, with full (comprehensive) coverage.
--
You are receiving this mail because:
You are on the CC list for the bug.
More information about the libre-riscv-dev
mailing list