[libre-riscv-dev] IEEE754 FPU

Luke Kenneth Casson Leighton lkcl at lkcl.net
Sat Feb 23 13:06:17 GMT 2019


ok!  right... i created something called dual_add.py, it seems to work
on the first add, and not the second.  something about the signalling
is wrong.
l.



More information about the libre-riscv-dev mailing list