[libre-riscv-dev] IEEE754 FPU

[Luke Kenneth Casson Leighton]

ok!  right... i created something called dual_add.py, it seems to work
on the first add, and not the second.  something about the signalling
is wrong.
l.