[libre-riscv-dev] [Bug 110] RISC-V FP Reciprocal (inverse) square root ISA extension needed

[bugzilla-daemon at libre-riscv.org]

http://bugs.libre-riscv.org/show_bug.cgi?id=110

--- Comment #2 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
+----------+---------+-------+-----+--------+----+---------+
| Mnemonic | funct7  | rs2   | rs1 | funct3 | rd | opcode  |
+==========+=========+=======+=====+========+====+=========+
| fsqrt.s  | 0111100 | 00000 | rs1 | rm     | rd | 1010011 |
+----------+---------+-------+-----+--------+----+---------+
| fsqrt.d  | 0111101 | 00000 | rs1 | rm     | rd | 1010011 |
+----------+---------+-------+-----+--------+----+---------+
| fsqrt.q  | 0111110 | 00000 | rs1 | rm     | rd | 1010011 |
+----------+---------+-------+-----+--------+----+---------+
| fsqrt.h  | 0111111 | 00000 | rs1 | rm     | rd | 1010011 |
+----------+---------+-------+-----+--------+----+---------+

-- 
You are receiving this mail because:
You are on the CC list for the bug.