[libre-riscv-dev] barrel processor as I/O and DMA controller
Luke Kenneth Casson Leighton
lkcl at lkcl.net
Wed Apr 10 18:31:32 BST 2019
On Wed, Apr 10, 2019 at 6:30 PM Jacob Lifshay <programmerjake at gmail.com> wrote:
>
> Note that I don't think it would be particularly low power at 1GHz, so we
> will want to run it at a lower clock rate most of the time.
yehyeh. a PLL will help with that. analog block. must find a way
to make that happen.
l.
More information about the libre-riscv-dev
mailing list